IAP20 Res'0 FOTA 10 27 JAN 2006

Description

5

10

15

20

25

Method for applying rewiring to a panel while compensating for position errors of semiconductor chips in component positions of the panel

The invention relates to a method for applying rewiring to a panel while compensating for position errors of semiconductor chips in component positions of the panel.

applications which are based on embedding semiconductor chip in a polymer or plastic compound in such a way that the upper sides of semiconductor chip and plastic compound form an overall upper side, such for example, is provided, in multi-chip module technology or MCM technology or in chip-in-polymer technology, starting from the active upper sides of the semiconductor chips with their contact areas, rewiring is needed in order to connect the contact areas of the semiconductor chips to external contact areas on the overall upper side for a predefined external contact To this end, the semiconductor chips in the panel made of a plastic compound are accommodated in component positions. The component positions of the panel are arranged in rows and columns, the edges of the semiconductor chips running parallel to the columns and rows of the panel.

The rewiring in each of the component positions of the 30 panel is implemented by rewiring layers in the form of sequence of metal and dielectric layers. structuring of the individual layers is carried out by means of deposition processes, which are carried out photolithography 35 the entire area, and by over processes, in which the deposits over the entire area These photolithography processes can are structured. be carried out simultaneously for a plurality of

component positions on the overall upper side of the of if extremely close tolerances aligning the micrometers are maintained when component semiconductor chips in the positions. However, within the panel, the problem arises that the chips to be wired exhibit position inaccuracies because of the population tolerances during the production of Position inaccuracies of this type can lead to considerable failures in the yield occurring with conventional exposure processes of photolithography.

Given an order of magnitude of the contact areas of 90 µm, a minimum accuracy for the alignment of the semiconductor chips within the rows and columns of the component positions of +/- 25 μm must be maintained. In the event of greater position deviations of the semiconductor chips in the component positions, contact areas which are no longer reached by rewiring can Compensating for position errors of already occur. semiconductor chips in the component positions of a panel is possible by using a laser writing method, in which a photoresist layer is exposed by a write laser. because of the high rewiring densities required on a panel and the size of the area to be exposed for each panel, this exposure by means of scanning with a laser write beam is a time-consuming method and disadvantageously associated with process costs.

30

35

25

5

10

15

20

A further possible way of compensating for position errors which go beyond a minimum tolerance compensation would be the possibility of exposing each component position individually and providing all the component positions of the panel with rewiring sequentially one after another. In this case, a mask is realigned in each of the component positions of the panel, so that, although the position errors of the chip are

compensated for for the rewiring, the position error is transferred to the arrangement of the external contact areas and therefore to the external contacts that are visible from outside. This method likewise results in a low throughput as a result of the sequential processing of the panel, as compared to the use of a single overall mask which manages with one exposure step.

- A further disadvantage is that, as a result of the 10 independent adjustment of each individual installation the position errors although semiconductor chips are compensated for, the individual alignment means that a uniform grid no longer results of the 15 for the matrix and the pattern The external contacts of the individual contacts. component positions are then no longer located parallel to the outer edges of the semiconductor components but exhibit an X/Y offset or a rotation with respect to one Such a nonuniform pattern of the external 20 another. contact areas on account of the position errors of the semiconductor chips also leads to problems in applying the external contacts in the form of solder globules in a compliant manner, since both the printing processes 25 deposition by electroplating, and and the alignment of solder globules assume mechanical defined and reproducible pattern dimension within the context of a uniform matrix.
- 30 Following separation, in this method of the individual compensation for the position errors, an electronic component is produced with housings which have a solder globule pattern with varying positions in relation to the housing edge. This can in turn lead to problems during testing and during the further processing or the use of the electronic components in a fabrication plant if the position errors become greater than those permitted by the JEDEC Standards.

It is an object of the invention to specify a method for applying rewiring to a panel while compensating for position errors of semiconductor chips in component positions of the panel which shortens the process duration, reduces rejects and permits higher tolerances in the alignment of the semiconductor chips in rows and columns for the production of a panel.

10 This object is achieved by the subject matter of the independent claims. Advantageous developments of the invention emerge from the dependent claims.

According to the invention, a method is specified for applying rewiring to a panel while compensating for 15 position errors of semiconductor chips in component positions of the panel, the method having the following Firstly, a panel is provided which has method steps. component positions arranged in rows and columns. Arranged in the component positions are semiconductor 20 edges are not aligned accurately chips whose accordance with the rows and columns, which results in In order to compensate for these position errors. position errors, two rewiring masks are produced, a first mask having only external contact areas for the 25 the predetermined positions in entire panel at component positions.

A second mask has a uniform rewiring pattern having component positions 30 rewiring lines for the connecting contact areas on active upper sides of the semiconductor chips to external contact areas on the panel. Then, firstly the structure of the first mask is transferred to the panel with a first exposure step in order to prepare for the formation of external contact 35 in the component positions. Then, optical position registration and evaluation of the position errors of the semiconductor chips in the component

15

20

25

positions of the panel and calculation of the optimal alignment of the second mask are carried out.

After that, the second mask having the rewiring lines is carried out successively, while compensating for the position errors of the semiconductor chips in the individual component positions of the panel and while transferring the rewiring pattern of the second mask with a second exposure step in order to prepare for the formation of rewiring lines between contact areas on the semiconductor chips and external contact areas in the individual component positions of the panel.

As compared with the method described above, this method has the advantage that it manages with two exposure steps of a photolithography layer in order to compensate for the position errors of the semiconductor this case, the second mask having the In rewiring lines is positioned in such a way that the rewiring lines of all the contact areas of a component position on the upper sides of the semiconductor chips of the panel meet as accurately as possible. contrast, the outer contact areas, which are larger than the contact areas, are overlapped by the rewiring lines at arbitrary points, so that a connection is achieved between external contact areas and contact areas by using the two masks, despite position errors of the semiconductor chips.

The second mask contains the contact areas of 30 semiconductor chips and the rewiring to the external areas, and can be designed as a contact This second mask is adjusted separately and aligned with the semiconductor chip for each component Therefore, this position during each stepper step. 35 method, with two exposure stages, achieves improved of the position inaccuracies compensation for the relation to semiconductor chips since, in

population tolerance, substantially larger external contact areas are available as compensation areas or as coupling areas for the rewiring lines.

Despite a use of a mask stepper, a fixed and defined 5 pattern of the external contact areas in relation to the rows and columns of the panel is maintained and achieved, so that the aforementioned problems during the application of solder globules and during the division of the panel into individual components are 10 solved by this two-stage exposure with two masks. Furthermore, the advantage results that, because of the exact alignment of the second mask in relation to the semiconductor chip and to the contact areas of semiconductor chip, these contact areas can be made 15 A reduction in the size of the contact areas, in addition to saving area on the silicon semiconductor associated with the possibility is implementing finer step widths or "pitches", and also a higher rewiring density, since more space becomes 20 possible for conductor tracks between two contact areas.

While the transfer of the structure of the first mask in order to prepare external contact areas for the entire panel can be carried out by means of contact exposure, projection exposure is advantageously used for the adjustment and transfer of the structure of the second mask. In the case of projection exposure, a reticle enlarged by the factor 10 having a structure of the second mask enlarged by the factor 10 is projected onto each individual component position of the panel with a simultaneous reduction in size by the factor 10.

35 In a further solution to the problem of compensating for position errors of semiconductor chips within the component positions of a panel, instead of the first mask, an overall rewiring mask having external contact

10

areas and rewiring lines is used. However, these rewiring lines do not extend as far as the contact areas of the semiconductor chip in the individual component positions, but only approximately as far as the edges of the semiconductor chips. Thus, external contacts and for structure for the rewiring lines is implemented to the greatest extent by the first exposure step using the overall rewiring Only short line pieces between the ends of the rewiring lines in the region of the edges of semiconductor chips and the contact areas on the active upper side of the semiconductor chip are not completed by the overall rewiring mask.

For this purpose, firstly optical position registration 15 position evaluation οf the errors semiconductor chips in the component positions of the panel are carried out. This is followed, as a second exposure step, by laser structuring of connecting line pieces between the ends of the rewiring lines at the 20 edges of the semiconductor chips and the contact areas on the active upper sides of the semiconductor chips, by means of a laser write beam. This laser structuring for the production of connecting pieces permits a greater position inaccuracy of the semiconductor chips 25 component positions, since the individual compensation possibilities provided by a laser write compensation of position and therefore the The optical laser registration errors, are improved. evaluation of the position errors of 30 semiconductor chips in the component positions of the panel are used for the purpose of optimizing alignment of the overall rewiring mask during the first in such a way that the smallest average exposure, distance between the ends of the rewiring lines and the 35 on the active upper sides of contact areas semiconductor chips is achieved. As a result, the

15

20

25

30

35

writing period of the laser write beam is optimized and reduced, and therefore the process costs are minimized.

In this case, too, a constant grid for the external contact areas and therefore for the external housing contour is achieved with the overall rewiring mask. is that, depending on advantage further implementation of the writing geometry of the laser beam, position errors of different size of the chip can be evened out and compensated for. However, on account of the short writing length of the line pieces which still have to be implemented, the method is more costeffective than complete production of the structure of the panel by laser structuring by means of a laser write beam.

The structures of the masks and/or the writing pattern the laser write beam are coordinated with another in such a way that, in order to transfer the entire structure onto the panel, a single photoresist layer for both exposure steps can be applied to a metal layer of the panel to be structured. In order to use and to maximize the method according to the invention optimally in both its aspects, a specific alignment strategy or adjustment strategy is carried out. first precondition for this, as already mentioned, the optical position registration of all the chip Then, an algorithm is used to positions of a panel. calculate the optimal position of the first or the overall rewiring mask on the basis of the smallest Next, the alignment and exposure are average offset. carried out with the aid of the first mask or else the and, rewiring mask finally, alignment positioning of the write pattern of the laser beam or of the reticle of the second mask, including exposure, is necessary.

Verification that the method according to the invention has been used for semiconductor components can carried out by means of a simple comparison of the rewiring structure which has been produced in accordance with the method of the invention with line structures which have been produced with the aid of methods. In this case, it conventional characteristic of components which have been produced with a method of the present invention that external contacts are arranged completely uniformly in a matrix which is aligned in accordance with the edges Furthermore, the line pieces of the component housing. produced by laser writing can be detected at any time because of their uniqueness as a result of connecting contact areas the rewiring line ends to on In addition, the characteristic semiconductor chip. attachment of the rewiring lines to the external contact areas in the case in which a first and a second mask are used can be detected at any time on the components produced.

In summary, it is to be recorded that, with the present invention, compensation for position errors of semiconductor chips can be achieved on a larger scale than was possible hitherto, and at the same time a uniformity of the external appearance of the housing and the arrangement of the external contacts can be achieved with this method, which is not possible with the previous methods or can be achieved only with a great deal of effort by means of large-area laser writing.

The invention will now be explained in more detail by using the appended figures.

35

10

15

20

25

30

Figure 1 shows a schematic plan view of a component position of a panel according to a first

example of the implementation of the method of the invention,

- figure 2 shows a schematic cross section through a panel for an embodiment of the invention,
 - figure 3 shows a schematic plan view of a panel for the embodiment according to figure 2,
- 10 figure 4 shows a schematic plan view of a component position of a panel according to a further example of the implementation of the method according to the invention.
- 15 Figure 1 shows a schematic plan view of a component position 4 of a panel according to a first example of the implementation of the method of the invention. To this end, this plan view shows the overall upper side 16 of such a component position 4. This overall upper 20 side 16 is composed of a coplanar upper side 28 of a plastic compound 15 and an active upper side 12 of a semiconductor chip 3. Rewiring 1 is arranged on the overall upper side 16.
- During the production of a panel which has such a component position 4, the semiconductor chip 3 is embedded in the plastic compound 15 with its rear side and its edge sides, which cannot be seen in this plan view. During this embedding, it is possible for position inaccuracies to occur which, in this plan view, can be seen from the fact that the boundary lines 17, 18, 19 and 20 of the component position 4 do not run parallel to the edges 21, 22, 23 and 24 of the semiconductor chip 3.

By contrast, the external contact areas 8, which bear external contacts after they have been applied to the component position 4, are arranged in a matrix which is

30

aligned in accordance with the boundary lines 17, 18, 19 and 20 of the component position 4. This is because these external contact areas 8 are aligned, adjusted and produced by using a separate first mask, which is placed over the entire panel having a plurality of component positions 4, independently of the alignment and the positioning errors of the semiconductor chip 3.

A second mask comprises only the rewiring pattern 9 10. In each individual with the rewiring lines 10 component position, this second mask is aligned exactly with the contact areas 11 of the active upper side 12 of the semiconductor chip 3. The area required by the contact areas 11 on the semiconductor chip 3 therefore be minimized and the rewiring lines 10 15 external contact areas 8 completely the overlap This method, which is carried out with differently. two exposure steps and has two lithography steps, is compensate for the position errors only inasmuch as all the rewiring lines 10 still overlap 20 their envisaged external contacts 8.

Figure 2 shows a schematic cross section through a panel 2 for an embodiment of the invention. In this cross section, the panel 2 shows that it consists of a plastic compound 15, in which semiconductor chips 3 are embedded with their rear sides 25 and their edge sides 26 and 27. In this case, the upper side 12 of the semiconductor chips 3, together with the upper side 28 of the plastic compound 15, form an overall upper side 16. This overall upper side 16 can bear a rewiring layer which has external contact areas and rewiring lines.

35 Figure 3 shows a schematic plan view of a panel 2 for the embodiment according to figure 2. The outer circumference 29 of the panel 2 is circular and simulates a semiconductor wafer, so that panels of this

type are also called "wafer panels". The "wafer panel" shown here has, by way of example, 12 component positions 4, which are arranged in rows 6 and columns 7. Each of the component positions 4 in at its embodiment of invention has center the semiconductor chip 3 having edges 5. In this case, it 21, 22, 23 and that edaes seen semiconductor chips to some extent exhibit an offset in the X direction and in the Y direction, that is to say laterally, with respect to the boundary lines 17, 19 and 20 of each component position 4, and to some extent also occur rotated in the respective component These position errors would penetrate as position 4. far as the arrangement of external contact areas and therefore have the effect of different outlines of the if semiconductor components of the housings errors cannot be compensated for position by the present invention. In order to compensate for these errors, figure 4 shows a further exemplary embodiment.

20

25

30

35

5

10

15

Figure 4 shows a schematic plan view of a component position 4 of a panel according to a further example of the implementation of the invention. Components having the same functions as in the preceding figures are identified by the same designations and not specifically explained.

The rewiring pattern 9 shown here, comprising external contact areas 8, rewiring lines 10 and contact areas 11 on the semiconductor chip 3, also compensates for a position error of the semiconductor chip 3 within the 4. this example position In component implementation of the method, both external contact areas 8 and rewiring lines 10 are predefined on a first structured for the entire mask, which is However, the rewiring lines do not reach as far as the contact areas 11 of the semiconductor chip 3 but have

15

an end 14 which is arranged still in front of the edges 21, 22, 23 and 24 of the semiconductor chip 3.

The contact areas 11 on the active upper side 12 of the semiconductor chip 3 thus cannot be connected to the external contact areas 8 by using one exposure step with the aid of this overall rewiring mask. by using a second exposure step, the contact areas 11 are connected to the ends 14 of the rewiring lines 10 via line pieces 13. These line pieces 13 are produced by exposure by means of a laser write beam. considerably greater position errors of semiconductor chips 3 in the component positions 4 can be compensated for, since the adaptation by line pieces 13 by means of laser writing or laser structuring provides great flexibility.